Abstract -This paper deals with the problem of fault location in analog circuits. The circuit under test is decomposed into subnetworks using nodes at which voltages have been measured. We localize the faults to within the smallest possible subnetworks according to the final decomposition. Then, further identification of the faulty elements. Inside the subnetworks is carried out. The method is applicable to M&networks, linear or nonlinear. It requires alif measurement nodes and its on-line computation requirements are minimal. The method is based on checking the consistency of KCL in the decomposed circuit. A measure of the effect of tolerances on the elements is introduced, and a number of examples are considered to illustrate the application of the method in both the linear and the nonlinear cases.
I. INTRODUCTION T HIS PAPER addresses itself to the problem of fault location in analog circuits. There are two main approaches to the problem [l] : the simulation-after-test approach [2]- [ll] and the simulation-before-test approach WI, u31.
The simulation-before-test requires the simulation of different possible faults and storage of the results as a dictionary. The faulty subnetwork responses are compared with the dictionary entries and the closest entry to the responsei by a certain measure determines the possible fault. The method is usually suitable for single catastrophic fault location. For multiple soft fault situations the size of the directory becomes very large and the method is impractical. In the simulation-after-test approach, using the faulty network responses, either all network elements are identified (parameter identification) [3] , or a search for the faulty set (assumed of small cardinality) is conducted to locate the faulty elements [2] , [4] . In both cases there is a compromise between the computational effort and the number of accessible nodes.
Recently [2] , there has been a real attempt at reducing the number of accessible nodes while keeping the computations within an acceptable limit. For the multiple fault situation, Wu et al. [2] proposed an algorithm which is based on a heuristic that the effect of two analog faults will Manuscript received October !, 1982; revised June 20, 1983 . This work was supported by the Natural Sciences and Engineering Research Council of Canada under Grant A7239.
A. E. Salama and J. not cancel each other. They also assumed a maximum bound on the number of possible faults in the circuit.
Here, we present a new simulation-after-test method for fault location with the aim of keeping both the computations and measurements to acceptable bounds. A nodal decomposition [14] of the network into smaller uncoupled subnetworks is carried out. The measurement nodes must include the nodes of decomposition. The voltage measurements are employed to isolate the faulty subnetworks. Utilizing the incidence relations between subnetworks and KCL we develop necessary and almost sufficient conditions for a subnetwork or a group of subnetworks to be fault free. Logical analysis of the results of these tests is carried out to identify faulty subnetworks.
In analog circuits the good network elements are usually not at their nominal values, but are randomly distributed within specified tolerance intervals. A probabilistic approach is used to check whether the testing conditions can be satisfied under these random changes.
Further analysis can be carried out to find the faulty elements or regions within each faulty subnetwork. This is the second part of our method. Depending on the size of the subnetwork either fault verification is carried out immediately or the testing conditions are applied to find smaller faulty regions inside the faulty subnetwork, then fault verification [4] is carried out in this region if possible.
II. NETWORRDECOMPOSITIONAND LOGICAL ANALYSIS

Network Decomposition
The topology of the network under test is known. In the pretest stage we perform a nodal decomposition of the network. This results in subnetworks connected by the nodes of decomposition. There should be no mutual coupling between any two subnetworks and the nodes of decomposition should be chosen from the set where voltage measurements can be performed. The decomposition is either performed by inspection (for networks of relatively small size) or a special algorithm is used for that purpose, e.g., the heuristic algorithm proposed by SangiovanniVincentelli et al. [15] .
Example I: Illustration of Network Decomposition As an example we consider the video amplifier circuit [16] of Fig. 1 . Nodes of decomposition are assumed to be nodes 1, 2, 5, 7, and 10. The circuit is decomposed into 0098-4094/84/0700-0609$01.00 01984 IEEE Fig. 2 . In actual testing we associated with a logical test function (LTF), which is perform voltage measurements at the nodes of decomposition indicated. The network is not tom physically.
equal to the complete product of variables uj, if the test is a pass TJ, A aj, n aj, n . -. n aj,
Logical Analysis where Testing conditions are applied to identify the nonfaulty subnetworks. The application of a testing condition is referred to as a test. The outcome of a test is classified simply as pass or fail. The test passes if and only if all subnetworks involved in the test are fault-free. The test fails if and only if at least one of those subnetworks is faulty. A subnetwork is faulty if it contains one or more faulty elements. A test that is applied to check whether subnetwork Sj is fault-free or not is described as a self-testing condition (STC). A test that is applied to check whether a group of k subnetworks Sj,, Sj,; . 0, Sj, are fault-free or not is called a mutual-testing condition (MTC). In practice, we utilize the measurements together with the incidence relation between subnetworks to expedite these tests.
The results of different tests are analyzed to identify the faulty and nonfaulty subnetworks. Logical functions are utilized for this purpose. Every subnetwork has associated with it a logical variable u, which takes the value 1 if the subnetwork is good and 0 if it is faulty. Every test is 
where the first g LTF's correspond to successful tests and 1 is the total number of tests. In the LDF, the subnetworks which are represented by Cj are faulty and those which are represented by a, are nonfaulty. If a subnetwork is not represented in the LDF we assume nothing about its status: more tests are necessary. We usually construct the LDF in a sequential manner by combining the results of the current test with previous tests. This usually reduces the number of tests needed since some of the tests could be redundant. Example 2: Illustration of Logical Analysis In the decomposed network of Fig. 2 let S, be the faulty subnetwork in an otherwise fault-free network. We will apply MTC's to evaluate Tz3, T3567, T345a, Tss, and Te9. Only the test for Tz3 is a fail so we have D,=(~~uVa,)n(a,na,na,na,) n(u3n0,n0,n0,) ntvWntvw> = 4 n U, n o4 n US n u6 n U, n US n U, from which it is evident that S, is the only faulty subnetwork. If the cardinality of the set Mjn is greater than the cardinality of the set Mis, i.e., mia > mjs, a necessary condition for the subnetwork Sj to be fault-free is that i."~~(t)=hM~,(~M~,(t),~*~8(t),~M~,(t),u~~(t),~P) @a> In this section we give necessary and almost sufficient is a consistent system of overdetermined equations at any . conditions for a subnetwork or group of subnetworks to be mstant of time, where #' is the vector of nominal paramefault-free. The conditions are based on invoking KCL and ter values of the subnetwork. We refer to this condition as topological relations.
III. APPLICATION OF TESTING CONDITIONS
the internal-self-testing condition (ZSTC). We utilize this
For analog circuits the effect of two independent faults condition in locating faulty regions inside faulty subnetis highly unlikely to cancel at the measurement nodes. We works. adopt this reasonable heuristic [2] .
When all the voltages of Mi are known and m,, is
The input-output relation for a subnetwork Si, that is greater than or equal to one, we can state the following connected to the rest of the network by m, + 1 external stronger result. nodes, as shown in Fig. 3 , with one of the nodes taken as Lemma 1: Self-Testing Condition (STC) the reference, is given by A necessary and almost sufficient condition for a con-
nected subnetwork Si with m, + 1 external nodes that do not decompose it further, mj, > 1 and mi, = mj, = 0 to be where @j is the vector of the subnetwork parameters and fault-free is that the cardinality of i"c(t), hy, and u"i(t) is mj. We assume that the subnetwork Sj is connected, i.e., there exists a path The necessity of (9) is obvious. For the sufficiency part external nodes do not decompose the subnetwork further, of Lemma 1 the adjoint network concept [17] can be i.e., we cannot partition Si into smaller uncoupled subnet-utilized to prove that any change in the subnetwork should works using only the set of mi + 1 external nodes. Let be observable at the iVj nodes, thus changing i"g. If no Mj = Mj, u MiS u Miy u Mj,
change has occurred in i"1a from that computed using the given v M~ and the nominal parameters of the subnetwork, where Mi, is the set of nodes where both voltages and this implies that the subnetwork is fault-free. It is sufficient currents are known, Mjs is the set of nodes where only to check Lemma 1 using only one external current to the voltages are known, Mjy is the set of nodes where only subnetwork* currents are known, Mj, is the set of nodes where neither Normally, the voltages of the m, nodes are directly currents nor voltages are known and Mj is the set of the mi measured. The currents i"fa are not directly measured nodes. Accordingly, we can rewrite (5) as since it is difficult to do so practically except when they iM~,(t)=h~~,(uM~.(t),uM~8(t),~M~,(t),~M~,(t),~i)
represent the input excitation to the whole network. The application of KCL and topological relations overcomes (7a) this difficulty. The currents are not measured: they are i"Jfi(t)=hM~fl(uMta(t),uM@(t),vM~~(t),uMis(t),&) computed using the nominal parameter values together with the measured voltages, then KCL is invoked. (7b)
Let us assume we have a set of k subnetworks S;, i E J,, i*y(t) = /z"lr(DMla(t), l)'".B(t),DMiy(t),gMil(t),~jj ' which are incident on common node c as shown in Fig. 4 . Each subnetwork is assumed to be connected and has (7~) mi + 1 external nodes that do not decompose the subnetiM~8(t)=hM~8(vM~(t),uM~~(t),uM~~(t),27M~S(t),+i).
work further. The input-output relation for every subnet- (7d) work is similar to that given in (5). The voltages of the m, external nodes are assumed to be measured. The current incident to the common node c from subnetwork Sj is given by i"i(t) = hF(v"i(t),(Pj). c (10) Lemma 2: Mutual-Testing Condition (MTC) A necessary and almost sufficient condition for Si, i E J,, .to be fault-free is that
01)
i.e., the currents incident to the common node c computed using the measured voltages and nominal parameter values should satisfy KCL.
If (11) is satisfied, then the current incident with the measurement node c from subnetwork Sj is actually given by hy+Pyt),cg).
(12) Invoking Lemma 1, this implies that the subnetwork Sj is fault-free: thus all subnetworks Sj, i E J,, are nonfaulty.
When the number of subnetworks which are incident to a common node c is two we refer to the test as the b&testing condition (BTC).
Example 3: Illustration of Lemma 2 Consider the decomposed network of ' Fig. 2 . Subnetworks S,, S,, S,, and S, are incident to node 1. So, according to the MTC of (11) Let Ei, i E 4, denote some external nodes of the subnetwork Sj. Each subnetwork Si is connected and has m, + 1 nodes that do not decompose it further, Ej c Mj. If the currents incident to Ej, i E J,, form a cut set, then a necessary and almost sufficient condition for these subnetworks to be fault-free is that c c hlM'(v"',(t),#')=O, Vt.
Example 4: Illustration of Lemma 3
The branches that connect S,, S,, S,, S,, and S, with S, form a cut set, as shown in Fig. 1 . According to the GMTC S,, S,, S,, S,, and S, are fault free if and only if ~~+~~+~~+~~+~~+~~+~~=o where the currents are computed using the measured voltages of the nodes of decomposition and nominal design parameters of the subnetworks involved in the test.
IV. TOLERANCE CONSIDERATIONS
The actual values of nonfaulty elements can deviate from their nominal values within prescribed tolerance bounds. Thus in practice, we face the situation that Lemmas l-3 are not satisfied to the required degree of accuracy. Taking the tolerance changes in the subnetwork elements into consideration we may write condition (9) as
where A$j 2 [A& A+,, . . . Atiii,]' defines the tolerance changes in the p elements of the subnetwork under consideration. For small tolerances the first-order approximation can be utilized to describe the changes in the network response. Accordingly, we may write (14) as (18) significantly exceeds its tolerance value we consider that the test is unsuccessful. The consideration of the matrix Cj in (19) provides the possibility of considering the known correlation between the elements of the subnetworks.
The effect of tolerances on conditions (11) and (13) is treated in a similar way.
V. FAULT LOCATION INSIDE FAULTY
SUBNETWORKS
Further diagnosis is usually necessary to identify faulty element(s) or at least the faulty region inside a faulty subnetwork. Our approach to this problem depends on the structure and size of the subnetwork. For small subnetworks with few elements a search for the faulty element inside the subnetwork (fault verification) is feasible, since the number of different combinations to be considered is very few. For relatively larger subnetworks we first apply the ISTC to find a smaller region inside the subnetwork that contains the faulty elements. Then, we apply the fault verification technique to this faulty region if possible.
Fault Verification Based on Nominal Models
For a faulty subnetwork Si it is required to verify the existence of f faults inside the subnetwork. These f faults may have been predicted using an approximate fault location method as reported in [6], [7] or we may try all possible combinations of f faulty elements [4] . The latter strategy is feasible for subnetworks with few elements. Necessary and almost sufficient conditions for fault verification in linear and nonlinear networks have been developed h PI, t41, PI, PI, WI.
For a faulty subnetwork Si with miy = mis = 0 and with m,, > 0, we may write (7a) as i"i*(t) = h"+M(t),s$s$ A$') (23) where A# represents the unknown changes from nominal for f faulty elements of the subnetwork. For m,, > f + 1 a necessary condition for f elements to be the correctly chosen faulty elements is that the overdetermined system of equations (23) is consistent. It is to be noted that the condition that m,, > f + 1 is needed when testing linear networks using a single excitation and considering (23) at an instant of time t,.
For frequency dependent linear networks as well as for nonlinear networks mia may be less than f since, by changing the input excitation (level, frequency, position,. . .) further information is revealed about the subnetwork. Following [8] and considering (23) at instant t, with m, > f + 1 the solution of (23) is locally unique in A# if VXEA-F, t = t, (24) where A is the set of all subnetwork elements +il> Gi*,* * -9 +ip, and F is the set of assumed faulty ele- ments (pi19 +i2 3 . * *, @if. For linear networks this condition evolves into an almost sufficient condition with a graph theoretical interpretation [5] .
Fault Verification Based on Fault Models
Practically, in any subnetwork there are some elements that are fault prone. Fault models of these elements are usually known and in the directory approach they are used to construct the dictionary. We exploit this to our advantage by computing using the measured voltages and the fault models i~(t)=h"+Mj(t),s#), j=l,2;..,k
where CpF refers to the subnetwork parameters that model the jth faulty case and k different faulty cases are considered. Utilizing the nearest neighbor rule [13] , the exact faulty case is the one that has the minimum distance dj from the actual i"lm(t), where
Alternatively, we consider dj at just a single instant t, as e.g., in dc testing.
Identification of Faulty Regions
The application of the ISTC starts by partitioning the faulty subnetwork Si into two smaller subnetworks S, S, such that Si = Sj U Sk, as shown in Fig. 5 . See also [5] . For at least one of these subnetworks and preferably for both of them, m,,> ml,, where I= j or k, as appropriate. Utilizing condition (8) we can identify whether Sj or S, are fault-free or not. We continue the binary partitioning process in the identified faulty region until we cannot find a partition that satisfies the cardinality condition, namely m,, > rn16. At this stage we apply the verification technique to identify the faulty elements inside a faulty region that in many cases is much smaller than the subnetwork Si.
VI. FAULT LOCATION IN LINEAR NETWORKS
For linear networks, the matrix description of the subnetworks greatly simplifies the computational effort needed for checking the testing conditions. Without loss of generality we assume sinusoidal excitations are applied. Whence, we represent the voltages and currents by their phasor variables.
General Description
Consider a subnetwork Si which has mi + 1 external nodes, one of which is the reference node, and n, internal nodes. The nodal equations are given by where (29) I"l = -[ IgMl - YMiN,Y&lgN,] defines the current sources associated with the subnetwork, V"; is the voltage vector of the external nodes, VNi is the voltage vector of the internal nodes, and IN is the current input vector to the subnetwork from outside through mi
external nodes. Eliminating the ni internal nodes we get
I I or more compactly IM,=H Ii+y vM M, g M, where
Step 6: Update the set Ej+l by removing nonfaulty subnetworks.
(31)
Step 7: j.= j+l. Go to 1.
Step 8: Print out the components of the set E = Ej. Procedure for Locating Faulty Subnetworks ysis of the tests.
Step 0: j = 0. Ej = { S, }. (S, is the network under test.)
Step I: Partition, using the least number of test nodes
Step 5: Utilize the nonfaulty subnetworks to determine every Si E Ej, if possible, into smaller uncoupled subnetworks to constitute Ej+l. Otherwise go to 8. Comment: Only decomposed parts of every Si E Ej will be contained in Ej+l or Si itself if it is not decomposable.
the external currents of the faulty subnetworks.
Step 2: For every Si E Ej+l, find the sets Mi, and Mip.
Step 3: Check the testing conditions of Lemmas l-3.
Step 4: Identify faulty subnetworks using a logical anal-(32) 'M, ' [ 'M,M, -'M,Niyi,;,'N,M,] (33) and 1 is a unit matrix of order m,. Equation (31) describes the input-output relation of the subnetwork. This relation is the one we are interested in to verify Lemmas l-3.
During testing we follow a hierarchical decomposition approach [19] . This is illustrated in Fig. 6 and is represented by the so-called tree of decomposition. The subnetworks at the final level of decomposition are called blocks. We begin by considering suitable STC's and MTC's for the
Computational Effort
The number of nodes where measurements are performed and the computational effort depend on the size of the blocks and the number of levels of decomposition. If we assume that we have L levels of decomposition and the resulting hierarchical decomposition is binary and symmetric, the number of subnetworks (blocks) at the final level of decomposition will be equal to 2L. If each block has n nodes and b is the number of interconnection nodes between any two blocks, then the total number of network nodes is approximately given by NTz2L(n-b)+b.
(34 subnetworks at the first level of decomposition. If a subnetwork is declared nonfaulty no further partitioning of it Assume that all the interconnection nodes are measureneed be carried out. Faulty subnetworks and those which ment nodes. Then their number N, can be estimated from we are not sure about are decomposed further using measurement nodes, if possible. Since the hierarchical decomposition could be obtained prior to actual testing, the characteristics of the resulting subnetworks, namely, YM. and H,, 1; are known and could be computed off-line using nominal values and stored before conducting the actual testing. At the time of testing, the only on-line computation required is the matrix by vector multiplication, namely YM,VMf. Let E define the set of faulty subnetworks or the ones which we are uncertain about. The procedure in carrying out the tests can be summarized as follows. N,,, < 2Lb -b.
Accordingly, a measure of the needed degree of accessibility is given by the ratio For a smaller r, n should be much greater than b. On the other hand, we wish to have n as small as possible to obtain better diagnosis and decreased computational effort. There is clearly a compromise between the degree of accessibility and the size of the block.
l-h l-h rh If the faulty elements are in one block, following the hierarchical decomposition strategy and assuming binary partition, we check the testing conditions for just two subnetworks at each level. The total number of subnetworks to be considered is consequently 2 L. In a number of steps proportional to log N, we isolate the faulty subnetwork. Obviously, we do not need to measure all the voltages of the test nodes. Less than bL measurements are actually required.
Location of Faulty Elements
Representing the change from nominal in a faulty element by a current source across that element, we may write (31) as I Mi = HMt I; + YM, V"i + HMi, Z F (37) where IF represents the faulty current sources and HMtF is computed using the nominal parameter values of the subnetwork and defines the transfer relation between I"l and IF. It is normally computed using the adjoint network concept as in [6] . Considering (37) for the mi, known currents we have
where only rows Mi, are considered in the matrices HM,,+ HM,a, and YM . If m,, is greater than or equal f +l, then the system o? equations is overdetermined. A necessary condition for F to contain the faulty set is that (38) is a consistent system of equations. The set F is unique if [5] Rank H,w,,F 1 ffMja,] = f + 1,
where HM,,,x represents a transfer vector from a current source across an element x in the subnetwork to the measurement nodes Mi,, and (39) is considered for all elements x in the subnetwork other than the elements in the faulty set F. Internal self-testing and fault verification in the faulty subnetworks can be applied as discussed in Section V using (38). All matrices used in (38) are computed using nominal element values and can be stored before performing the test. The computational effort will be only that of verifying the consistency of (38), which is usually performed using elementary operations on the matrix HMiF as in [5] . Example 5: Linear Network Example The network under test is composed of two identical low-pass filter sections in cascade. The low-pass filter section is shown in Fig. 7 and its nominal element values are given in Table I [20]. The operational amplifier is modeled by a controlled source and output resistance, as shown in Fig. 8 . This, in general, facilitates the use of nodal analysis programs and guarantees the existence of Y;,;, in (30). The network has 52 resistors and capacitors and 16 operational amplifiers. In the first section, nodes 1, 3, 5, 6, 8, 10, 12, 14, 15, 17, and 19 are taken to be the measurement nodes. The corresponding nodes in the second section are chosen as measurement nodes. We simulated the network with a sinusoidal current source i,(t) = 0.01 cos2OOOtA. A number of faulty elements were randomly chosen in the first section and they are identified by an asterisk in Table I El= {S&}. Mza= {I}, Mzp= (19) M,,= {37},
M3p= (19).
From the results of Table II , S, is faulty and S, is nonfaulty.
El= {Szb S, is decomposed as shown in Fig. 9 into S, and S,. For subnetwork S,, mea = 3 and we are able to verify the existence of at most double faults. For subnetwork Si,, m17a = 2 and we are able to verify the existence of a single fault, and for subnetwork S20, mzoa =1 and, since it contains a single element, we can immediately find its value. The fault verification procedure identified R,, C2 in subnetwork S, as faulty elements and R,, in S,, as faulty.
Using the computational procedure outlined in [6] we computed the changes in these parameters and they are given by [ It is to be noted that in four steps (levels of decomposition) we were able to identify the faults to within very small subnetworks. Also since S, is fault-free after Stage 1, no further decomposition is carried out and, accordingly, we do not need to measure the accessible nodes inside S,.
VII. TESTINGOFNONLINEARNETWORKS
In typical nonlinear networks, the network is dominantly linear with a few nonlinear elements. The nodes of decomposition are chosen such that the part of the network that contains the nonlinear elements is decomposed into subnetworks, each of them having very few nonlinear elements or being completely linear. The part of the network that contains only linear elements is treated exactly as in the linear case. We decompose the network into blocks that contain the nonlinear elements and a number of subnetworks that contain only linear elements. The latter could be decomposed further. In applying Lemmas l-3 for non- Logical diagnostic function D3 = ;,n (0, " 0,) " a3 = a2 n a3.
Result: S3 is declared nonfaulty and II9 3 is known in Table  III.   TABLE III   DIAGNOSIS linear networks we need a nonlinear network solver. Intuitively, by having very few nonlinear elements in each subnetwork the nonlinear network solver converges rapidly in just one or two iterations starting from the nonfaulty state. Also, analyzing several subnetworks simultaneously is possible utilizing the parallel processing capabilities of modem ATE. Any general circuit analysis program, such as SPICE, can perform the subnetwork analysis. For locating faulty elements within faulty blocks that contain nonlinear elements we adopt the fault model approach of fault verification. We analyze the faulty block using assumed fault models of its elements, then we compare the different cases using the nearest neighbor rule, as outlined in Section V.
Example 6: Nonlinear Network Example We considered the video amplifier circuit shown in Fig.  1 . Every subnetwork contains at most one nonlinear element (transistor), which agrees with our requirements on the decomposition.
We considered dc testing of the circuit. All capacitors are, therefore, open circuits. To investigate faulty capacitors ac testing is needed. The nominal value of circuit elements are given in Table VI . We have considered the well-known Ebers-Moll model of the transistor. The nominal operating conditions for the circuit are given in Table  VII (Table VIII) , we considered Q, faulty, namely its collector-base junction is shorted. A shorted junction is simulated by connecting a very small resistance across the junction. The logical diagnosis function of Case 1 is that which we considered earlier in Example 2. In Case 2 (Table IX) , the base-emitter junction of Q3 is shorted, and in Case 3 (Table X) , the resistor R,, is increased to 7.8 kL! In Case 4 (Table XI) , transistor Q2 has a shorted base-emitter junction. We considered also Case 2 when all resistors are allowed to change within f 10 percent of their nominal values and the transistor gain, /3 = (aN/l -aN), is allowed to change ;I 10 percent of its nominal values or equivalently ffN to change within +O.l percent of its nominal value. The predicted changes in the subnetworks using equation (19) for the different tests is summarized in Table XII (Case 5). It is clear that the diagnosis of the different tests will be exactly as in the nontolerance case (Case 2). The matrix Ci in (18) has been taken to be where p is the number of elements in the subnetworks considered in the test that are subjected to tolerance changes and wi is an appropriate weighting function. In all the cases considered we were quite successful in identifying the faulty subnetworks. In Case 3 further diagnosis may be needed after repairing the faulty element R,, since, due to abnormal operating conditions subnetworks S,, Ss, and S, are short circuited, and any fault in them will not show up until R,, is repaired. Also, knowing that S, is faulty we compute q-q-I; -I; = 2.8379 mA and RIO = v, -v cc = 7.8 kfJ I;I which is the exact fault value. n (a3 n o5 n a6 n 0~1 n (a3 n a,, n a5 n ah) n co5 n 08) n (a6 n 0~1 = T2 n a3 n a4 n o5 n o6 n a7 nugnO. 9
Result:
52 is the only faulty subnetwork. n (a3 n a4 n a5 n a6) = a2 n o3 n o4 n a5 n a6 n =i7 no8 no 9 .
Result: S7 is the only faulty subnetwork. Logical diagnostic function D6 i (a2 n a3) n (C3 u Z5 u Z6 u C7) n (a3 u T, u Z5 u ii ) n G5 u Z,) n (a6 n 09) n (a2 n a7 n a8 n a4 n og) = -6 (I   2   na3n04n .35n06na7na8n0. 
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Logical diagnostic function O6 = (z2 u Z3) " (Z3 uG5 u Z6 IJ z7) ,, (;3u a4 u z5 U c6) n (a5 n 08) n (a6 n aq) n (a2 n a4 n o7 n o8 n oq) = a2 n Z3 n o4 na5na6na7na8na 9' Result:
S3 is the only faulty subnetwork. Test  1  Test  2  Test  3  Test  4  Test  5  Test 6  Deviation  T23  T35b7  T345b  .T58  Tb9  T24709 IAR Result: S5 is the only faulty subnetwork (see Table  IX ). l deviation significantly exceeds tolerance.
-__----------_-----I-----------VIII. CONCLUSIONS We have described a novel and unified method for fault location in analog circuits. The method has the following characteristics:
(1) Due to the decomposition of the whole network into smaller uncoupled subnetworks, the method is directly applicable to large networks.
(2) The testing conditions are a result of network topology and KCL: they do not depend on network type, so the method is applicable to both linear and nonlinear networks. Also, depending on the type of circuits the network could be tested using different types of excitations.
(3) The measurement nodes are chosen as the nodes of decomposition. Their number can consequently be limited for practical implementation.
(4) For linear networks the on-line computational requirements are minimal (matrix by vector multiplications) and the off-line computation involves the analysis of the nominal network only. For nonlinear networks the on-line computation is reduced by performing the computation in a parallel processing mode.
(5) The decomposition of the network into subnetworks allowed us to deal with the tolerance problem at the subnetwork level, thus we have localized its effects.
(6) The method is initially modular, where nominal circuit models are used for the subnetworks. Subsequently, it is element oriented at which time faulty elements are A computer program realizing this method has been written and other practical examples [12] were tested yielding positive results.
